I am currently doing some projects related to RISC-V, following guidance from the Imaginations University Programme using an open source core called VeeR EH1 by Chips Alliance.